data sheet

16-BIT HMOS MICROPROCESSOR

PRELIMINARY

- Direct Addressing Capability to 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages.
- 14 Word, by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes

- Bit, Byte, Word, and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- Range of Clock Rates:
 5 MHz for 8086H
 8 MHz for 8086HB
 10 MHz for 8086HA
- MULTIBUS™ System Compatible Interface

The MHS 8086H high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is implemented in N-Channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The 8086H operates in both single processor and multiple processor configurations to achieve high performance levels.




Figure 1. 8086H CPU Block Diagram




Figure 2. 8086H Pin Configuration

Table 1. Pin Description

The following pin function descriptions are for 8086H systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

Symbol	Pin No.	Туре	Name and Function			
AD ₁₅ -AD ₀	2-16, 39	I/O	Address Data Bus: These lines constitute the time multiple and data (T_2 , T_3 , T_W , T_4) bus. A_0 is analogous to \overline{BHE} for the pins D_7 - D_0 . It is LOW during T_1 when a byte is to be transfe the bus in memory or I/O operations. Eight-bit oriented de would normally use A_0 to condition chip select functions. active HIGH and float to 3-state OFF during interrupt acknowledge."	e lower berred on the evices ties (See BF	yte of the lowed to the lower the lo	the data bus, er portion of ne lower half ese lines are
A ₁₉ /S ₆ , A ₁₈ /S ₅ , A ₁₇ /S ₄ , A ₁₆ /S ₃	35-38	0	Address/Status: During T ₁ these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T ₂ , T ₃ , T _W , and T ₄ . The status of the interrupt enable FLAG bit (S ₅) is updated at the beginning of each CLK cycle. A ₁₇ /S ₄ and A ₁₆ /S ₃ are encoded as shown. This information indicates which relocation register is presently being used for data accessing.	A ₁₇ /S ₄ 0 (LOW) 0 1 (HIGH) 1 S ₆ is 0 (LOW)	A ₁₆ /S ₃ 0 1 0 1	Characteristics Alternate Data Stack Code or None Data
	·		These lines float to 3-state OFF during local bus "hold acknowledge."			
BHE/S ₇	34	0	Bus High Enable/Status: During T_1 the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins D_{15} - D_8 . Eightbit oriented devices tied to the upper half of the bus would normally use \overline{BHE} to condition chip select functions. \overline{BHE} is LOW during T_1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S_7 status information is available during T_2 , T_3 , and T_4 . The signal is active LOW, and floats to 3-state OFF in "hold." It is LOW during T_1 for the first interrupt acknowledge cycle.	0 0 1	0 N	Characteristics Whole word Jpper byte from/ o odd address Lower byte from/ o even address None
RD	32	0	Read: Read strobe indicates that the processor is performicle, depending on the state of the S_2 pin. This signal is ureside on the 8086 local bus. \overline{RD} is active LOW during T_2 , and is guaranteed to remain HIGH in T_2 until the 8086 local This signal floats to 3-state OFF in "hold acknowledge."	ised to r ₃ and T _V	ead de	vices which y read cycle,
READY	22	I	READY: is the acknowledgement from the addressed mem complete the data transfer. The READY signal from memory 8284A Clock Generator to form READY. This signal is active put is not synchronized. Correct operation is not guarant times are not met.	ry/IO is s HIGH. T	ynchro The 808	nized by the 6 READY in-
INTR	18	l	Interrupt Request: is a level triggered input which is sampled of each instruction to determine if the processor sho acknowledge operation. A subroutine is vectored to via an ir located in system memory. It can be internally masked by supply the rupt enable bit. INTR is internally synchronized. This signal	uld ententententer oftware	er into vector l resetti	an interrupt ookup table ng the inter-
TEST	23	1	TEST: input is examined by the "Wait" instruction. If the TE continues, otherwise the processor waits in an "Idle" state. internally during each clock cycle on the leading edge of C	This inp	t is LO\ out is s	W execution ynchronized



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
NMI	17	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Non-maskable interrupt: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21	-	Reset: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	1	Clock: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
V _{CC}	40		V _{CC} : +5V power supply pin.
GND	1, 20		Ground
MN/MX	33	1	Minimum/Maximum: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e., $MN/\overline{MX} = V_{SS}$). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

$\overline{S}_2, \overline{S}_1, \overline{S}_0$	26-28	0	Status: active during T ₄ , T ₁ , and T ₂ and is returned to the	S ₂	<u>s</u> .	$\overline{s_0}$	Characteristics
		ر در	passive state (1,1,1) during T_3 or during T_W when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by \overline{S}_2 , \overline{S}_1 , or \overline{S}_0 during T_4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T_3 or T_W is used to indicate the end of a bus cycle.	0 (LOW) 0 0 0 1 (HIGH) 1 1	0 0 1 1 0 0 1 1 1		Interrupt Acknowledge Read I/O Port Write I/O Port Halt Code Access Read Memory Write Memory Passive
		-	These signals float to 3-state OFF in "hold acknowledge." These status lines are encoded as shown.		Ļ	Ľ	. 400110
RQ/GT ₀ , RQ/GT ₁	30, 31	I/O	Request/Grant: pins are used by other local bus masters release the local bus at the end of the processor's curr bidirectional with $\overline{RQ}/\overline{GT}_0$ having higher priority than $\overline{RQ}/\overline{GT}_0$ pull-up resistor so may be left unconnected. The request/g (see Figure 9):	ent bus GT ₁ . RQ/	cyc GT	ole. ha	Each pin is s an internal
	- 1 ₂ 8		 A pulse of 1 CLK wide from another local bus master in ("hold") to the 8086 (pulse 1). 	dicates a	a lo	cal	bus reques
			 During a T₄ or T₁ clock cycle, a pulse 1 CLK wide from the 8 (pulse 2), indicates that the 8086 has allowed the local bus the "hold acknowledge" state at the next CLK. The CPU's nected logically from the local bus during "hold acknowledge" 	to float a bus inter	and	tha	at it will enter
			3. A pulse 1 CLK wide from the requesting master indicate the "hold" request is about to end and that the 8086 can next CLK.				
			Each master-master exchange of the local bus is a sequer be one dead CLK cycle after each bus exchange. Pulses a				. There must
			If the request is made while the CPU is performing a memory bus during T_4 of the cycle when all the following condition			rele	ease the local
i se			 Request occurs on or before T₂. Current cycle is not the low byte of a word (on an odd a 3. Current cycle is not the first acknowledge of an interru4. A locked instruction is not currently executing. 		owl	edg	je sequence.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
			If the local bus is idle when the request is made the two possible events will follow:
			 Local bus will be released during the next clock. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.
LOCK	29	0	LOCK: output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge."
QS ₁ , QS ₀	24, 25	0	Queue Status: The queue status is valid during the CLK cycle after which the queue operation is performed.
			${\rm QS_1}$ and ${\rm QS_0}$ provide status to allow external tracking of the internal 8086 instruction queue.

The following pin function descriptions are for the 8086 in minimum mode (i.e., $MN/\overline{MX} = V_{CC}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

M/IO	28	0	Status line: logically equivalent to S_2 in the maximum mode. It is used to distinguish a memory access from an I/O access. M/IO becomes valid in the T_4 preceding a bus cycle and remains valid until the final T_4 of the cycle (M = HIGH, IO = LOW). M/IO floats to 3-state OFF in local bus "hold acknowledge."
WR	29	0	Write: indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/ $\overline{\text{IO}}$ signal. $\overline{\text{WR}}$ is active for T ₂ , T ₃ and T _W of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge."
ĪNTĀ	24	0	$\overline{\text{INTA}}$ is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T_2,T_3 and T_W of each interrupt acknowledge cycle.
ALE	25	0	Address Latch Enable: provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during T ₁ of any bus cycle. Note that ALE is never floated.
DT/R	27	0	Data Transmit/Receive: needed in minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/\overline{R} is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for M/\overline{O} . (T = HIGH, R = LOW.) This signal floats to 3-state OFF in local bus "hold acknowledge."
DEN	26	0	Data Enable: provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver. \overline{DEN} is active LOW during each memory and I/O access and for INTA cycles. For a read or \overline{INTA} cycle it is active from the middle of T_2 until the middle of T_4 , while for a write cycle it is active from the beginning of T_2 until the middle of T_4 . \overline{DEN} floats to 3-state OFF in local bus "hold acknowledge."
HOLD, HLDA	31, 30	1/0	HOLD: indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T ₄ or T ₁ clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.
			The same rules as for RQIGT apply regarding when the local bus will be released.
-			HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.



FUNCTIONAL DESCRIPTION

GENERAL OPERATION

The internal functions of the 8086H processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank $(D_{15}-D_8)$ and a low bank (D_7-D_0) of 512K 8-bit bytes addressed in parallel by the processor's address lines

 A_{19} - A_{1} . Byte data with even addresses is transferred on the $D_7\text{-}D_0$ bus lines while odd addressed byte data (Ao HIGH) is transferred on the $D_{15}\text{-}D_8$ bus lines. The processor provides two enable signals, $\overline{\text{BHE}}$ and A_0 , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

Memory Reference Need	Segment Register Used	Segment Selection Rule				
Instructions	CODE (CS)	Automatic with all instruction prefetch.				
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.				
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.				
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.				






Figure 3a. Memory Organization

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b.) Locations from address FFFF0H through FFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFF6H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element

consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.




Figure 3b. Reserved Memory Locations

MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8086 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/MX pin is strapped to GND, the 8086 treats pins 24 through 31 in maximum mode. An 8288 bus controller interprets status information coded into $\overline{S_0}$, $\overline{S_1}$, $\overline{S_2}$ to generate bus timing and control signals compatible with the MULTIBUSTM architecture. When the MN/MX pin is strapped to V_{CC}, the 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.






Figure 4a. Minimum Mode 8086H Typical Configuration




Figure 4b. Maximum Mode 8086H Typical Configuration



BUS OPERATION

The 8086H has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T_1 , T_2 , T_3 and T_4 (see Figure 5). The address is emitted from the processor during T_1 and data transfer occurs on the bus during T_3 and T_4 . T_2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states (T_W) are inserted between T_3 and T_4 . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between 8086 bus cycles. These are referred to as "Idle" states (T_1) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T₁ of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S_0}$, $\overline{S_1}$, and $\overline{S_2}$ are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

$\overline{\mathbb{S}_2}$	$\overline{S_1}$	$\overline{S_0}$	CHARACTERISTICS
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits S_3 through S_7 are multiplexed with highorder address bits and the BHE signal, and are therefore valid during T_2 through T_4 . S_3 and S_4 indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S ₄	S ₃	CHARACTERISTICS
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

 S_5 is a reflection of the PSW interrupt enable bit. $S_6\!=\!0$ and S_7 is a spare status bit.

I/O ADDRESSING

In the 8086H,I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines $A_{15}\text{-}A_0$. The address lines $A_{19}\text{-}A_{16}$ are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the D_7 – D_0 bus lines and odd addressed bytes on D_{15} – D_8 . Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.






Figure 5. Basic System Timing



EXTERNAL INTERFACE

PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The 8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 3B). The details of this operation are specified in the Instruction Set description of the MCS-86 Family User's Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50 μs after power-up, to allow complete initialization of the 8086.

NMI may not be asserted prior to the 2nd CLK cycle following the end of RESET.

INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge

sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

MASKABLE INTERRUPT (INTR)

The 8086H provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block-type instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the




Figure 6. Interrupt Acknowledge Sequence



FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (figure 6) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 8086 emits the LOCK signal from T_2 of the first bus cycle until T_2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

HALT

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on $\overline{S}_2\overline{S}_1\overline{S}_0$ and the 8288 bus controller issues one ALE. The 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 8086 out of the "HALT" state.

READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/ write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to the interrupts and general I/O capabilities, the 8086 provides a single software-testable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST

to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 8086 drivers go to 3-state OFF if bus "Hold"is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/ $\overline{\rm MX}$ pin is strapped to V_{CC} and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/ $\overline{\rm MX}$ pin is strapped to V_{SS} and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 5 illustrates the signal timing relationships.




Figure 7. 8086H Register Model

SYSTEM TIMING — MINIMUM SYSTEM

The read cycle begins in T_1 with the assertion of the Address Latch Enable (ALE) signal. The trailing (lowgoing) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the 8282/8283 latch. The \overline{BHE} and A_0 signals address the low, high, or both bytes. From T_1 to T_4 the M/ \overline{IO} signal indicates a memory or I/O operation. At T_2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T_2 . The read (\overline{RD}) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal



to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8086 local bus, signals $\overline{DT/R}$ and \overline{DEN} are provided by the 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The M/ $\overline{\text{IO}}$ signal is again asserted to indicate a memory or I/O write operation. In the T₂ immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of T₄. During T₂, T₃, and T_W the processor asserts the write control signal. The write ($\overline{\text{WR}}$) signal becomes active at the beginning of T₂ as opposed to the read which is delayed somewhat into T₂ to provide time for the bus to float.

The \overline{BHE} and A_0 signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table:

BHE	AO	CHARACTERISTICS
0	0	Whole word
0	1	Upper byte from/ to odd address
1	0	Lower byte from/ to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the D_7 – D_0 bus lines and odd addressed bytes on D_{15} – D_8 .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (INTA) is asserted in place of the

read (\overline{RD}) signal and the address bus is floated. (See Figure 6.) In the second of two successive INTA cycles, a byte of information is read from bus lines D_7 - D_0 as supplied by the interrupt system logic (i.e., 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

BUS TIMING—MEDIUM SIZE SYSTEMS

For medium size systems the MN/MX pin is connected to V_{SS} and the 8288 Bus Controller is added to the system as well as an 8282/8283 latch for latching the system address, and a 8286/8287 transceiver to allow for bus loading greater than the 8086 is capable of handling. Signals ALE, DEN, and DT/R are generated by the 8288 instead of the processor in this configuration although their timing remains relatively the same. The 8086 status outputs $(\overline{S}_2, \overline{S}_1,$ and \overline{S}_0) provide type-of-cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write. or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The 8286/8287 transceiver receives the usual T and OE inputs from the 8288's DT/\overline{R} and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".



HM-8086H-5 **ABSOLUTE MAXIMUM RATINGS***

Ambient Temperature Under Bias 0 °C to 70 °C Storage Temperature..... - 65°C to + 150°C Voltage on Any Pin with Respect to Ground - 1.0 to +7V Power Dissipation 2.5 Watt *NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (8086H-5 : $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %) 8086HA-5 : $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$) 8086HB-5 : $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
VIL	Input Low Voltage	- 0.5	+ 0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.45	y V 1	I _{OL} =2.5 mA
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -400 \mu\text{A}$
Icc	Power Supply Current : 8086H 8086HA 8086HB		340 360 350	mA	T _A = 25°C
ILI	Input Leakage Current	Į.	± 10	μΑ	$0V \leq V_{IN} \leq V_{CC}$
ILO	Output Leakage Current		± 10	μΑ	$0.45V \le V_{OUT} \le V_{CC}$
V _{CL}	Clock Input Low Voltage	- 0.5	+ 0.6	V	
V _{CH}	Clock Input High Voltage	3.9	V _{CC} + 1.0	V	
C _{IN}	Capacitance of Input Buffer (All input except AD ₀ – AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz
C _{IO}	Capacitance of I/O Buffer (AD ₀ – AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz



HM-8086H-9 ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ... - 40 °C to + 85 °C Storage Temperature ... - 65 °C to + 150 °C Voltage on Any Pin with Respect to Ground ... - 1.0 to + 7V Power Dissipation ... 2.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (8086H-9: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
VIL	Input Low Voltage	- 0.5	+ 0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 400 μA
lcc	Power Supply Current	9	340	mA	T _A = 25 °C
ILI	Input Leakage Current		± 10	μА	$0V < V_{IN} < V_{CC}$
ILO	Output Leakage Current		± 10	μА	0.45V ≤ V _{OUT} ≤ V _{CC}
V _{CL}	Clock Input Low Voltage	- 0.5	+ 0.6	V	
V _{CH}	Clock Input High Voltage	3.9	V _{CC} + 1.0	V	
C _{IN}	Capacitance of Input Buffer (All input except AD ₀ – AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz
C _{IO}	Capacitance of I/O Buffer (AD ₀ – AD ₁₅ , RQ / GT)		15	pF	fc = 1 MHz



HM-8086H-2 ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias....-55°C to +125°C Storage Temperature.....-65°C to +150°C Voltage on Any Pin with Respect to Ground....-1.0 to +7V Power Dissipation.....2.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (8086H-2: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	- 0.5	+ 0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage	1	0.45	V	I _{OL} = 2.0 mA
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -400 \mu\text{A}$
Icc	Power Supply Current		340	mA	T _A = 25 °C
ILI	Input Leakage Current	,	± 10	μΑ	OV < V _{IN} < V _{CC}
lo	Output Leakage Current		± 10	μΑ	$0.45V \le V_{OUT} \le V_{CC}$
V _{CL}	Clock Input Low Voltage	0.5	+ 0.6	V	Age .
V _{CH}	Clock Input High Voltage	3.9	V _{CC} + 1.0	V	
C _{IN}	Capacitance of Input Buffer (All input except AD ₀ – AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz
C _{IO}	Capacitance of I/O Buffer (AD ₀ – AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz



A.C. CHARACTERISTICS (8086H-5 : $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 10\%$) (8086HA-5 : $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$) (8086HB-5 : $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$) (8086H-9 : $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{CC} = 5\text{V} \pm 10\%$) (8086H-2 : $T_A = -55^{\circ}\text{C}$ to 125°C, $V_{CC} = 5\text{V} \pm 10\%$)

MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	5MHz Parameter 8086H		10MH 8086HA (Pre		8MHz 8086HB		Units	Test Conditions	
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period	200	500	100	500	125	500	ns	
TCLCH	CLK Low Time	118		53		68		ns	
TCHCL	CLK High Time	69		39		44		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30	~	5		20		ns	
TCLDX	Data in Hold Time	10		10		10		ns	1
TR1VCL	RDY Setup Time into 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)	0		0		0		ns	,
TRYHCH	READY Setup Time into 8086	118		53		68		ns	
TCHRYX	READY Hold Time into 8086	30		20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-10		-8		ns	
THVCH	HOLD Setup Time	35		20		20		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		15		15		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		12		12	2	12	ns	From 2.0V to 0.8V



A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES

Symbol	5MHz Parameter 8086H		10MHz 8086HA (Preliminary)		8MHz 8086HB		Units	Test Conditions	
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns	* > ×
TCLAX	Address Hold Time	10		10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns	e a
TLHLL	ALE Width	TCLCH-20		TCLCH-10		TCLCH-10	5	ns	
TCLLH	ALE Active Delay		80		40		50	ns	
TCHLL	ALE Inactive Delay		85		45		55	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10	-	TCHCL-10		TCHCL-10		ns	
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns	*C _L = 20-100 pF
TCHDX	Data Hold Time	10		10		10		ns	for all 8086 Out- puts (In addi-
TWHDX	Data Hold Time After WR	TCLCH-30		TCLCH-25		TCLCH-30		ns	tion to 8086 self- load)
TCVCTV	Control Active Delay 1	10	110	10	50	10	70	ns	
TCHCTV	Control Active Delay 2	10	110	10	45	10	60	ns	
TCVCTX	Control Inactive Delay	10	110	10	50	10	70	ns	
TAZRL	Address Float to READ Active	0		0	. ∰7. . ———	0		ns	13. ·
TCLRL	RD Active Delay	10	165	10	70	10	100	ns	
TCLRH	RD Inactive Delay	10	150	10	60	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35		TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	160	10	60	10	100	ns	<u></u>
TRLRH	RD Width	2TCLCL-75		2TCLCL-40		2TCLCL-50		ns	
TWLWH	WR Width	2TCLCL-60		2TCLCL-35		2TCLCL-40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-60		TCLCH-35		TCLCH-40		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V

NOTES:


- 1. Signal at 8284A shown for reference only.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8 ns into T3).




A.C. TESTING INPUT, OUTPUT WAVEFORM

2.4 1.5 TEST POINTS 1.5 A C TESTING INPUTS ARE DRIVEN AT 2 4V FOR A LOGIC 1" AND 0.45V FOR A LOGIC 0 TIMING MEASUREMENTS ARE MADE AT 1.5V FOR BOTH A LOGIC 1 AND 0"

A.C. TESTING LOAD CIRCUIT




WAVEFORMS





WAVEFORMS (Continued)



- 1. All signals switch between $V_{\mbox{\scriptsize OH}}$ and $V_{\mbox{\scriptsize OL}}$ unless otherwise specified.
- RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
 Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control signals shown for second INTA cycle.
- 4. Signals at 8284A are shown for reference only.
- 5. All timing measurements are made at 1.5V unless otherwise noted.



A.C. CHARACTERISTICS

MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	5МНz 8086Н		10MHz 8086HA (Prel		8MHz 8086HB (Prel	iminary)	Units	Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period	200	500	100	500	125	500	ns	
TCLCH	CLK Low Time	118		53		68		ns	
TCHCL	CLK High Time	69		39	<u>=</u>	44		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30		5		20		ns	
TCLDX	Data In Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into 8086	118		53		68		ns	
TCHRYX	READY Hold Time into 8086	30		20		20	Ξ	ns	
TRYLCL	READY Inactive to CLK (See Note 4)	-8		-10		-8		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	30		15		15		ns	
TGVCH	RQ/GT Setup Time	30		12		15		ns	
TCHGX	RQ Hold Time into 8086	40		20		30		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)	,	12		12		12	ns	From 2.0V to 0.8V

NOTES:

- 1. Signal at 8284A or 8288 shown for reference only.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T3 and wait states.
- 4. Applies only to T2 state (8 ns into T3).




A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES


Symbol	Parameter	5MHz 8086H		10MHz 8086HA (Preliminary)		8MHz 8086HB (Preliminary)		Units	Test Conditions	
		Min.	Max.	Min.	Max.	Min.	Max.			
TCLML	Command Active Delay (See Note 1)	10	35	10	35	10	35	ns		
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	10	35	ns		
TRYHSH	READY Active to Status Passive (See Note 3)		110		45		65	ns		
TCHSV	Status Active Delay	10	110	10	45	10	60	ns		
TCLSH	Status Inactive Delay	10	130	10	55	10	70	ns	a a	
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns		
TCLAX	Address Hold Time	10		10		10		ns		
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns		
TSVLH	Status Valid to ALE High (See Note 1)		15		15		15	ns		
TSVMCH	Status Valid to MCE High (See Note 1)		15		15		15	ns	,	
TCLLH	CLK Low to ALE Valid (See Note 1)		15		15		15	ns		
TCLMCH	CLK Low to MCE High (See Note 1)		15		15		15	ns		
TCHLL	ALE Inactive Delay (See Note 1)		15		15		15	ns	C _L = 20-100 pF for all 8086 Out-	
TCLMCL	MCE Inactive Delay (See Note 1)		15	7."	15		15	ns	puts (In addi- tion to 8086 self load)	
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns	1 .525,	
TCHDX	Data Hold Time	10		10		10		ns		
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	5	45	ns		
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	10	45	ns		
TAZRL	Address Float to Read Active	0	4	0		0		ns		
TCLRL	RD Active Delay	10	165	10	70	10	100	ns		
TCLRH	RD Inactive Delay	. 10	150	10	60	10	80	ns	1	
TRHĄV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35	,	TCLCL-40		ns		
TCHDTL	Direction Control Active Delay (See Note 1)		50		50		50	ns		
TCHDTH	Direction Control Inactive Delay (See Note 1)		30		30		30	ns		
TCLGL	GT Active Delay	0	85	0	45	0	50	ns		
TCLGH	GT Inactive Delay	0	85	0	45	0	50	ns		
TRLRH	RD Width	2TCLCL - 75		2TCLCL-40		2TCLCL-50		ns		
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V	
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V	



WAVEFORMS








NOTES


- 1. All signals switch between $V_{\mbox{OH}}$ and $V_{\mbox{OL}}$ unless otherwise specified.
- 2. RDY is sampled near the end of T_2 , T_3 , T_W to determine if T_W machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back-to-back. The 8086 LOCAL ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 8284A or 8288 are shown for reference only.
- 6. The issuance of the 8288 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 8288 CEN.
- 7. All timing measurements are made at 1.5V unless otherwise noted.
- 8. Status inactive in state just prior to T₄.




WAVEFORMS (Continued)

NMI INTR SIGNAL SIGNAL












Table 2. Instruction Set Summary

DATA YDANOLLD					7
DATA TRANSFER			_		
MOV = Move:	76543210 76543210 76543210		DEC Decrement:	76543210 76543210 76543210 765432	10
Register/memory to/from register	100010dw mod reg r/m		Register/memory	1 1 1 1 1 1 w mod 0 0 1 r/m	9
immediate to register/memory	1 1 0 0 0 1 1 w mod 0 0 0 r/m data	data if w 1	Register	0 1 0 0 1 reg	1
Immediate to register	1 0 1 1 w reg data data if w 1		NEG Change sign	1 1 1 1 0 1 1 w mod 0 1 1 r/m	1
Memory to accumulator	1 0 1 0 0 0 0 w addr low addr-high				1
Accumulator to memory	1 0 1 0 0 0 1 w addr-low addr-high		CMP Compare:	è	1
Register/memory to segment register	1 0 0 0 1 1 1 0 mod 0 reg r/m		Register/memory and register	0 0 1 1 1 0 d w mod reg r/m	
Segment register to register/memory	1 0 0 0 1 1 0 0 mod 0 reg r/m		Immediate with register/memory	1 0 0 0 0 0 s w mod 1 1 1 r/m data data if s	w 01
			immediate with accumulator	0 0 1 1 1 1 0 w data data if w 1	
PUSH = Push:			AAS ASCII adjust for subtract	00111111	
Register/memory	1 1 1 1 1 1 1 1 mod 1 1 0 r/m		DAS Decimal adjust for subtract	00101111	1
Register	0 1 0 1 0 reg		MUL Multiply (unsigned)	1 1 1 1 0 1 1 w mod 1 0 0 r m	
Segment register	0 0 0 reg 1 1 0		IMUL Integer multiply (signed)	1111011w mod 101 rm	- 1
	,		AAM ASCII adjust for multiply	11010100 00001010	- 1
РОР = Рор:			DIV Divide (unsigned)	1111011w mod110 rm	1
Register/memory	1 0 0 0 1 1 1 1 mod 0 0 0 r/m		IDIV Integer divide (signed)	1111011 w mod 111 rm	- 1
Register	0 1 0 1 1 reg		AAO ASCII adjust for divide	11010101 00001010	1
Segment register	0 0 0 reg 1 1 1			10011000	1
VOUG COLL			CBW Convert byte to word		1
XCHG = Exchange:			CWO Convert word to double word	10011001	i
Register/memory with register	1 0 0 0 0 1 1 w mod reg r/m				- 1
Register with accumulator	1 0 0 1 0 reg				1
190 alanua faran					
IN=Input from:					9
Fixed port	1 1 1 0 0 1 0 w port				Ĭ
Variable port	1 1 1 0 1 1 0 w				
OUT = Output to:			LOGIC		- 1
			NOT Invert	1 1 1 1 0 1 1 w mod 0 1 0 rm	-
Fixed port	1 1 1 0 0 1 1 w port		SHL/SAL Shift logical arithmetic left	1 1 0 1 0 0 v w mod 1 0 0 r/m	-
Variable port	1110111 w		SHR Shift logical right	1 1 0 1 0 0 v w mod 1 0 1 r/m	1
XLAT=Translate byte to AL	11010111		SAR Shift arithmetic right	1 1 0 1 0 0 v w mod 1 1 1 r/m	1
LEA=Load EA to register	1 0 0 0 1 1 0 1 mod reg r/m		ROL Rotate left	1 1 0 1 0 0 v w mod 0 0 0 r m	ì
LD8=Load pointer to DS	1 1 0 0 0 1 0 1 mod reg rrm		ROR Rotate right	1 1 0 1 0 0 v w mod 0 0 1 r.m	1
LE8=Load pointer to ES	1 1 0 0 0 1 0 0 mod reg r/m		RCL Rotate through carry flag left	110100 v w mod 010 r m	
LANF=Load AH with flags	1 0 0 1 1 1 1 1		RCR Rotate through carry right	110100v w mod 0 ! 1 r m	
8AHF - Store AH into flags	10011110		, , ,		-
PUSHF=Push flags	10011100		AND And:		1
POPF=Pop flags	10011101		Reg -memory and register to either	0 0 1 0 0 0 d w mod reg r/m	- 1
			Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 0 0 r/m data data if	w 1
			Immediate to accumulator	0 0 1 0 0 1 0 w data data if w 1	
					-
ADITIMETIC			TEST And function to flags, no resu	II:	-
ARITHMETIC			Register memory and register	1 0 0 0 0 1 0 w mod reg r/m	1
ADD = Add:			immediate data and register memory	1 1 1 1 0 1 1 w mod 0 0 0 r/m data data if	w 1
Reg /memory with register to either	0 0 0 0 0 0 d w mod reg r/m		Immediate data and accumulator	1 0 1 0 1 0 0 w data data if w 1	
Immediate to register/memory	1 0 0 0 0 0 s w mod 0 0 0 r/m data	data if s w 01			
immediate to accumulator	0 0 0 0 0 1 0 w data data if w 1		OR Or:		ı
ARC - Add with			Reg /memory and register to either	0 0 0 0 1 0 d w mod reg r/m	
ADC = Add with carry:			Immediate to register/memory	1 0 0 0 0 0 0 w mod 0 0 1 r/m data data if	w 1
Reg./memory with register to either	0 0 0 1 0 0 d w mod reg r/m		immediate to accumulator	0 0 0 0 1 1 0 w data data if w 1	
Immediate to register/memory		data if s w 01	YOR Evolutive or		
immediate to accumulator	0 0 0 1 0 1 0 w data data if w 1		XOR Exclusive or:	[0.0.1.1.0.0.4]	
INC = Increment:			Reg /memory and register to either	0 0 1 1 0 0 d w mod reg r/m	
	[1111111 m mod 0 0 0 - 1-		Immediate to register/memory	1 0 0 0 0 0 0 w mod 1 1 0 r/m data data if	"
Register/memory	1 1 1 1 1 1 w mod 0 0 0 r/m		Immediate to accumulator	0 0 1 1 0 1 0 w data data if w 1	
Register	0 1 0 0 0 reg				1
AAA - ASCII adjust for add	0 0 1 1 0 1 1 1				900
DAA-Decimal adjust for add	0 0 1 0 0 1 1 1				200
SUB = Subtract:					
Reg /memory and register to either	0 0 1 0 1 0 d w mod reg r/m				
Immediate from register to either		444-4 2:7	STRING MANIPULATION		agena
		data if s w - 01	REP=Repeat	11110012	
Immediate from accumulator	0 0 1 0 1 1 0 w data data if w 1		MOVS=Move byte/word	1010010 w	
SBB = Subtract with borrow			CMPS=Compare byte/word	1010011 w	40
Reg /memory and register to either	0 0 0 1 1 0 d w mod reg r/m	· .	SCAS=Scan byte/word	1010111 w	
Immediate from register/memory		data if s w 01		1010110	
Immediate from accumulator		uaid II S W UI	LODS=Load byte/wd to AL/AX		
mineurate from accumulator	0 0 0 1 1 1 0 w data data if w 1		STOS=Stor byte/wd from AL/A	1010101.w	1

Mnemonics ©Intel, 1978



Table 2. Instruction Set Summary (Continued)

CONTROL TRANSFER CALL Call 76543210 76543210 76543210 11101000 disp-low disp high Direct within segment 1 1 1 1 1 1 1 1 mod 0 1 0 r/m Indirect within seament 10011010 offset-low offset-high Direct intersegment seg-high seq-low 1 1 1 1 1 1 1 1 mod 0 1 1 r/m Indirect intersegment JMP Unconditional Jump 1 1 1 0 1 0 0 1 disp-high disp-low Direct within segment 11101011 Direct within segment short disp mod 1 0 0 1/n 1111111 Indirect within segment offset-high 11101010 offset-low Direct interseament seg-high seq-low 1 1 1 1 1 1 1 1 mod 1 0 1 r/m Indirect intersegment RET Return from CALL: 11000011 Within seament 11000010 data-low data-high Within seg adding immed to SP 11001011 Interseament Intersegment adding immediate to SP 1 1 0 0 1 0 1 0 data-low data-high JE/JZ Jump on equal/zero 0 1 1 1 0 1 0 0 disp JL/JMGE Jump on less/not greater or equal JLE/JMG Jump on less or equal/not greater JBE/JMAE Jump on below/not above or equal JBE/JMA Jump on below or equal/not above 0 1 1 1 1 1 0 0 disp 0 1 1 1 1 1 1 0 disp 01110010 disp 0 1 1 1 0 1 1 0 disp JP/JPE Jump on parity/parity even 0 1 1 1 1 0 1 0 disp 0 1 1 1 0 0 0 0 JO Jump on overflow disp JS Jump on sign 01111000 disp disp disp

0111111

disp

•		
	7 6 5 4 3 2 1 0	76543210
JNB/JAE Jump on not below/above or equal	0 1 1 1 0 0 1 1	disp
JNBE/JA Jump on not below or equal/above	01110111	disp
JNP/JPO Jump on not par/par odd	01111011	disp-
JNO Jump on not overflow	0 1 1 1 0 0 0 1	disp
JNS Jump on not sign	01111001	disp
LOOP Loop CX times	1 1 1 0 0 0 1 0	disp
LOOPZ/LOOPE Loop while zero/equal	1 1 1 0 0 0 0 1	disp
LOOPNZ/LOOPNE Loop while not zero/equal	1 1 1 0 0 0 0 0	disp
JCXZ Jump on CX zero	1 1 1 0 0 0 1 1	disp
INT Interrupt		
Type specified	11001101	type
Type 3	11001100	
INTO Interrupt on overflow	11001110	
IRET Interrupt return	11001111]
PROCESSOR CONTROL		1
CLC Clear carry	11111000	Ĭ
CMC Complement carry	11110101	J
STC Set carry	11111001]
CLD Clear direction	11111100	J

11111101

11111010

11111011

11110100

11110000

1 1 0 1 1 x x x mod x x x r/m

Footnotes:

AL = 8-bit accumulator AX = 16-bit accumulator CX = Count register

DS = Data segment ES = Extra segment

Above/below refers to unsigned value.

Greater = more positive; Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if s:w = 01 then 16 bits of immediate data form the operand. if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with Z.F FLAG.

SEGMENT OVERRIDE PREFIX

STO Set direction

CLI Clear interrupt

STI Set interrupt

LOCK Bus lock prefix

ESC Escape (to external device)

HLT Halt

WAIT Wait

0 0 1 reg 1 1 0

if mod	= 11	then	r/m is	treated	as	a RFG field	

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

REG is assigned according to the following table

16-Bit (w = 1)	8-Bit (w = 0)	Segmen		
000 AX	000 AL	00 ES		
001 CX	001 CL	01 CS		
010 DX	010 DL	10 SS		
011 BX	011 BL	11 DS		
100 SP	100 AH			
101 BP	101 CH			
110 SI	110 DH			
111 DI	111 BH			

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(0F):(0F):(1F):(1F):(2F):X:(2F):X:(4F):X:(2F):X

Mnemonics @ Intel, 1978

NOTICE: Matra-Harris Semiconducteurs' products are sold by description only. Matra-Harris Semiconducteurs' reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautionned to verify that data sheets are current before placing orders.

MHS ELECTRONIC CENTER

La Chantrerie / Route de Gachet BP 942 / 44075 Nantes Cedex / France Phone (40) 49.08.20 Twx MATHARI 711 930 F

SALES OFFICE

MHS 6 avenue Charles-de-Gaulle 78150 Le Chesnay / France Phone (3) 954.80.00 Twx MATACHE 697 317 F

HARRIS-MHS EUROPEAN SALES HEADQUARTER

Harris-MHS Erfurterstraße 29

D-8057 Eching / West Germany Phone 089-319.10.35. Twx 5.213.866 **MHS GmbH**

HARRIS-MHS EUROPEAN **SALES OFFICES Harris Systems Ltd**

P.C. Box 27 153 Farnham road GB-Slough SL 1 4XD / England Phone 0753-34.666. Twx 848 174

Harris Italiana inc.

Via Fratelli Cracchi 48 1-20092 Cinisello Balsamo / Italy Phone 2-618.82.82 Twx 311 164

Erfurteristraße 29

D-8057 Eching / West Germany Phone 089-319.10.35. Twx 5.213.866

MHS GmbH

Walsroderstraße 71 D-3012 Langenhagen / West Germany Phone 0511-73.70.37. Twx 9.230.474